We have developed a modified technique to fabricate silicon-germanium on insulator ͑SGOI͒ starting with a sandwiched structure of Si/ SiGe/ Si. By means of oxidation and annealing, relaxed SiGe-on-insulator ͑SGOI͒ with a Ge fraction of 34% has been produced. Our results indicate that oxidation of the silicon cap suppresses Ge loss at the initial stage of the SiGe oxidation and the subsequent annealing process homogenizes the Ge fraction and also reduces Ge enrichment under the oxide. It is found that the strain in the SiGe layer is almost fully relaxed at high oxidation temperature ͑ϳ1150°C͒ without generating any dislocations and crosshatch patterns that are commonly observed on the surface of a relaxed or partially relaxed SiGe layer on bulk Si substrate.
I. INTRODUCTION
A metal-oxide-semiconductor field effect transistor ͑MOSFET͒ fabricated in strained silicon-on-insulator ͑SSOI͒ is a promising sub-100 nm, high speed device structure 1 offering enhanced electron and hole mobilities 2,3 as well as all of the advantages of SOI MOSFETs. A strain-relaxed SiGeon-insulator ͑SGOI͒ layer is generally regarded to be the most appropriate stressor for strained Si pseudomorphic epitaxy because of its larger lattice parameters compared to Si as well as excellent compatibility with the present silicon integrated circuit technology. Using SGOI substrates, strained Si n-and p-channel MOSFETs with enhanced electron ͑60%͒ and hole ͑30%͒ mobilities have been reported. 4 Therefore, the use of SGOI that combines the advantages of strained Si and silicon-on-insulator ͑SOI͒ has attracted increasing interest from the standpoint of high performance modulation doped field effect transistor and MOSFET. 4, 5 The ability to prepare high-quality SGOI materials is critical to a wider acceptance by the semiconductor industry. Separation by implantation of oxygen, 6,7 ion cutting ͑or commercial Smart-Cut͒, 8, 9 and bond-and-etch-back, 10 the three main methods to fabricate SOI materials, have been explored. Almost all the previous studies have commenced with a thick graded buffer layer which unfortunately cannot meet the demands required by the rapid scaling down of device dimensions. Yin et al. 11 have attempted to introduce a compliant substrate of borophosphorosilicate glass into the SGOI fabrication, but the technique cannot be readily incorporated into present silicon integrated circuit technology. Recently, a SGOI fabrication technique based on Ge condensation by high temperature oxidation of a SiGe layer on SOI has been proposed. 12, 13 This method can control the thickness and Ge fraction of the SiGe layer simultaneously. In order to further improve device performance, the absolute Ge concentration and the uniformity of the Ge fraction throughout the SiGe layer are important issues. There is one intrinsic problem pertaining to Ge loss using this method. First, though the free energy of formation of SiO 2 is much lower than that of GeO 2 14 and SiO 2 is preferentially produced rather than GeO 2 , according to a diffusion model, 15 the silicon flux is considerably smaller than that of oxygen at the initial stage of SiGe oxidation and so the formation of mixed ͑Si, Ge͒O 2 or SiO 2 -GeO 2 16-18 is difficult to avoid. Second, the formation of volatile GeO is relatively easy and it diffuses out before a complete layer of SiO 2 is formed to prevent further loss. 19, 20 In this article, we report an improved technique to fabricate SGOI starting with a sandwiched structure of Si/ SiGe/ Si, as shown in the process flow in Fig. 1 complete layer of SiO 2 is formed before SiGe oxidation, and so Ge loss cannot occur via volatile GeO formation.
II. EXPERIMENTAL DETAILS
The SiGe layer with a uniform Ge composition of 18% was pseudomorphically grown on a 30-nm-thick separation by implantation of oxygen substrate. Afterwards, an epitaxial Si cap about 20 nm thick was produced on top of the SiGe layer yielding a sandwiched 20 nm Si/100 nm SiGe/30 nm Si structure. The films were fabricated in an ultrahigh vacuum chemical vapor deposition system at 550°C with SiH 4 and GeH 4 precursors. The sample was then oxidized in dry O 2 at 1150°C for 2 h in a quartz furnace. Finally, different from the conventional Ge condensation technique, the oxidized sample was annealed in N 2 for 3 h at 900°C to homogenize the Ge fraction in the SiGe layer.
III. RESULTS AND DISCUSSION
Figure 2͑a͒ depicts the elemental depth profile acquired by a CAMECA IMS-6F secondary ion mass spectrometer ͑SIMS͒ showing a well-defined SiO 2 / SiGe/ BOX ͑buried oxide͒ structure. The elemental distributions acquired in the surface oxide and BOX are very uniform and continuous, and no difference can be observed between the Si oxide and SiGe oxide. The Ge signals in the top oxide and the BOX layer are negligible because of Ge atom rejection from the oxide. The Ge enrichment phenomenon under the SiGe oxide is observed to be greatly modified compared to the results of Lim. 21 The added final annealing process is critical to the homogenization of the Ge fraction. The SIMS data are consistent with our spreading resistance profiles ͑SRP͒ as shown in Fig. 3 . The SRP results also show nice and sharp SiO 2 / SiGe/ SiO 2 sandwiched structures. The inset in Fig. 3 indicates that the resistivity throughout the SiGe layer is quite uniform. Figure 4 shows the x-ray photoelectron spectroscopy ͑XPS͒ spectra of Si 2p and Ge 2p3/2 acquired from the SGOI substrate with the top thermal oxide using a Physical Electronics PHI 5802 instrument. Strong signatures of pure Si and SiO 2 bonding, namely the Si 2p peaks at 99.3 and 103.3 eV, respectively, are observed. The shift of about 4.0 eV from pure Si indicates that the top oxide/SiGe interface is located at around the 425th sputtering cycle. No Ge-O bonding is detected near the interface and throughout the thermal oxide indicating no GeO 2 formation. The main reason for germanium not participating in the reaction with O 2 is the more negative free energy of formation of SiO 2 compared to that of GeO 2 .
14 On the other hand, the added Si cap is advantageous to the suppression of the formation of GeO 2 . From the perspective of a diffusion model concerning the oxidation behavior of SiGe alloys, 15 a shift from SiO 2 to mixed ͑Si, Ge͒O 2 or SiO 2 -GeO 2 formation depends on the competition between the oxidant and silicon fluxes to the advancing oxide interface. At the early stage of SiGe oxidation, an added Si cap supplies adequate silicon flux to react with the arriving oxygen flux, and so the Ge atoms cannot react with O 2 and the formation of GeO 2 is consequently totally suppressed. Figure 5 displays the cross-sectional TEM images of the SGOI structure and the Ge profile across the layers acquired by energy-dispersive x-ray spectrometry ͑EDS͒ using a CM200FEG system. It is found that the initial top Si on the SOI substrate has morphed into a SiGe layer and the Ge profile across the layer is uniform because of interdiffusion of Ge and Si. The lattice image indicates that the rejected Ge atoms from the SiGe-oxide layer are located at the lattice points since no threading dislocations can be observed. The final SGOI thickness of about 54 nm is reduced to half of the initial thickness of the as-deposited one, and the Ge fraction is about doubled to x = 0.34± 0.01 with good uniformity. Our data show that all the Ge atoms are condensed into the remaining SiGe layer during oxidation at 1150°C, and Ge loss has been effectively suppressed.
The surface morphology is observed by atomic force microscopy on the SGOI surface after removal of the surface oxide layers by HF etching, and the results are depicted in Fig. 6 . The absence of a crosshatch pattern, which is commonly observed on the surface of a relaxed or partially relaxed SiGe layer on a bulk Si substrate because of misfit dislocations, 22 indicates that the strain in the SiGe layer is relaxed without generating dislocations in the oxidation process. The root-mean-square roughness for the SGOI surface is estimated to be 1.0 nm that is much smaller than a typical value of ϳ10 nm for a relaxed SiGe surface on bulk Si substrate. 23 Relaxation of the strain in the SiGe layer during oxidation is investigated in details by Raman spectroscopy. In Fig. 7 , the peaks labeled a, b and c correspond to the Si-Si mode in the Si substrate, Si-Si mode, and Si-Ge mode in the SiGe layer, respectively. The degree of relaxation in the fabricated SGOI substrate is evaluated by using a parameter of relaxation ratio, ␥, which is defined as 1 − ⑀ / x⑀ 0 , where ⑀ is the strain in SiGe layer calculated from the Raman shift of peak c, ⑀ 0 ͑=0.0417͒ is the mismatch strain between the pseudomorphic Ge layer and Si substrate, and x is the Ge content in the SiGe layer. Here, ␥ = 0 indicates that the layer is fully strained, whereas ␥ = 1.0 indicates full relaxation. 24 From the Raman signal of peak a as shown in the inset of Fig. 7 , ␥ is determined to be 91.4%, thereby indicating that the strain in the SiGe is almost fully relaxed. Such strain relaxation can be explained by a dynamic model for a lateral expansion of SiGe on a compliant substrate. 25 The driving force of the lattice relaxation is the shear stress at the interface between the SGOI and BOX layers, and it originates from the compressive strain in the SGOI layer. Since the SiO 2 layer begins to become viscous at temperatures higher than 1000°C, 26 the BOX layer becomes compliant during oxidation at 1150°C. The shear stress can overcome the sticking force between the SiGe layer and BOX layer, thereby enabling the lateral expansion of the SiGe layer via an ultralow viscosity slippage plane at the SiGe/BOX interface.
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IV. CONCLUSION
In recapitulation, we have fabricated a relaxed SGOI structure starting with a sandwiched structure of Si/ SiGe/ Si. The added Si cap helps to suppress Ge loss via the formation of volatile GeO or mixed ͑Si, Ge͒O 2 or SiO 2 -GeO 2 . Raman spectroscopy indicates that the strain in the SiGe is almost fully relaxed. The phenomenon can be explained by a dynamic model assuming that a strained SiGe layer on a plastic substrate expands laterally without introducing dislocations. This modified technique is particularly promising to the fabrication of fully relaxed SGOI layers for scaled SSOIMOSFETs as it is incompatible with conventional SOIcomplementary metal-oxide-semiconductor technology. 
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